

PATENT NUMBER

<p>I.P.E.</p> <p>SCANNED <u>TUB</u> <u>QA</u> <u>CS</u></p>	<p>PATENT DATE</p>
---	--------------------

APPLICATION NO. 09/802664	CONT/PRIOR D	CLASS 257 43	SUBCLASS 773	ART UNIT 2826	EXAMINER H. LEE
------------------------------	-----------------	--------------------	-----------------	------------------	--------------------

APPLICANTS
Rajendra Pandya

TITLE
Flip chip interconnection structure

PTO-2040
12/89

[illegible]

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drawn	Figs. Drawn	Print Fig.	Total Claims
<input checked="" type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner)		NOTICE OF ALLOWANCE MAILED	
	_____ (Date)		ISSUE FEE	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent No. _____	_____ (Primary Examiner)		Amount Due	Date Paid
	_____ (Date)		ISSUE BATCH NUMBER	
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner)		_____ (Date)	

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-438A
(Rev. 8-89)

FILED WITH: ☒ DISK (CRF) ☐ FICHE ☐ CD-ROM

BEST AVAILABLE COPY

(FACE)